A 1.8 V CMOS DAC cell with ultra high gain op-amp in 0.0143 mm2

نویسندگان

  • Brandon Greenley
  • Un-Ku Moon
  • Raymond Veith
چکیده

This paper presents a novel 1.8 V digital-to-analog converter (DAC) which is designed to operate at DC for a wide variety of circuit calibration techniques. To achieve 10-bit performance at 1.8 V, an ultra high gain op-amp is introduced for servoing. In order to minimize area consumption while maximizing performance, a segmented plus binary plus R-2R architecture is used. The DAC was designed in a standard digital 0.18 p m CMOS process. The DAC occupies 0.0143 mm2 (110 p m x 130 pm), and consumes 2.8 mW of power. The 5 stage cascaded op-amp with feedforward compensation achieves 130 dB of gain with 81" phase margin while consuming only 60 pW.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Novel Low Voltage, Low Power and High Gain Operational Amplifier Using Negative Resistance and Self Cascode Transistors

In this work a low power, low voltage and high gain operational amplifier is proposed. For this purpose a negative resistance structure is used in parallel with output to improve the achievable gain. Because of using self cascode transistors in the output, the proposed structure remains approximately constant in a relatively large output voltage swing causing an invariable gain. To evaluate the...

متن کامل

Design High Speed, Low Noise, Low Power Two Stage Cmos Operational Amplifier

The objective of this paper is to design a Low-Voltage, Low-Power and High-Gain Operational Amplifier used for high speed compensated CMOS op-amp which specifies open loop circuit parameters to obtain enhanced gain, settling time and closed loop stability An Op-Amp is designed in a 0.18 μm standard digital CMOS Technology The low noise high speed Op-Amp is designed using 180nm CMOS technology a...

متن کامل

High Swing Ultra-Wide Bandwidth with Very High CMMR Fully Differential Operational Amplifier in 0.18μm CMOS

This p a p e r presents a low power, h i g h ga in and high CMRR ful ly differential ultra-wide bandwidth operational amplifier with wide dynamic range. The design uses two-stage gain, high swing common-mode feedback, ‘doublet-free’ pole-zero cancelation and gm–boosting techniques to increases the unity gain frequency. Design and implementation results for a 1.2GHz, 1.8V supply, fully different...

متن کامل

Analysis and Design of High Gain, and Low Power CMOS Distributed Amplifier Utilizing a Novel Gain-cell Based on Combining Inductively Peaking and Regulated Cascode Concepts

In this study an ultra-broad band, low-power, and high-gain CMOS Distributed Amplifier (CMOS-DA) utilizing a new gain-cell based on the inductively peaking cascaded structure is presented. It is created bycascading of inductively coupled common-source (CS) stage and Regulated Cascode Configuration (RGC).The proposed three-stage DA is simulated in 0.13 μm CMOS process. It achieves flat and high ...

متن کامل

A High Gain and Forward Body Biastwo-stage Ultra-wideband Low Noise Amplifier with Inductive Feedback in 180 nm CMOS Process

This paper presents a two-stage low-noise ultra-wideband amplifier to obtain high and smooth gain in 180nm CMOS Technology. The proposed structure has two common source stages with inductive feedback. First stage is designed about 3GHz frequency and second stage is designed about 8GHz. In simulation, symmetric inductors of TSMC 0.18um CMOS technology in ADS software is used.Simulations results ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001